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ABSTRACT
This paper describes the technical approach and progresses of the POINT (Polymer Optical Interconnect
Technology) program. This project is a collaborative effort among GE, Honeywell, AMP, AlliedSignal,
Columbia University and University of California at San Diego (UCSD), sponsored by DARPAIETO to
develop affordable optoelectronic packaging and interconnect technologies for board and backplane
applications."2 this paper, we report the development of a backplane interconnect structure using
polymer waveguides (Polyguide®) to an interconnect length of 280 mm to demonstrate high density (100
urn channel spacing) and high speed (- 1 Gbps) interconnect, and the related technical development
efforts on: (a) a high density and high speed VCSEL array packaging technology that employs planar
fabrication and batch processing for low-cost manufacturing, (b) passive alignment techniques for
reducing recurrent cost in optoelectronic assembly, (c) low-loss optical polymers for board and backplane
level interconnects, and (d) CAD tools for modeling multimode guided wave systems and assisting
optoelectronic packaging mechanical design.
Key words: optical interconnect, optoelectronic packaging, high speed optical links, backplane and
board interconnect, VCSEL packaging, polymer waveguide, Polyguide®
1. INTRODUCTION
Since early development in 1970's, optical interconnects have successfully demonstrated all the key
merits of this technology in telecommunication, namely, wide bandwidth, low EMI, reduced cross-talk,
low loss and reduced size and weight. In the meantime, the cost for deployment of the technology in
terms of data transferred rate per distance (bits per second per kilometer) has reduced significantly. The
combined higher performance and reduced cost of this technology constitute the key ingredient for the
explosive growth of the telecommunication industry in the two decades that followed.
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Since 90's, the rapid advance in the processor speed and processing power, and the emerging super-
computer technology using multiple processors have drastically increased the data transfer rates required
between modules, board, backplane and cabinets. As a result, applications such as distributed computing
systems, interactive multimedia and high speed switching network communication systems now require
data transfer rates exceeding Gbps. Meanwhile, the rapid development of high speed network
communication has significantly increased the data transfer bandwidth among local and wide area
network systems. These technological advancements impose a similar challenge to the deployment of
optical interconnect for data communication.
To address these needs, the US government and industry have sponsored several major programs in the
last few years to develop optical interconnect technology for short haul data communication applications.
Fig. 1 . 1 summarizes these activities and their respective targeted applications.39 As the technology
moves from local loops to the board and backplane levels, where the POINT program was focused on,
optoelectronic materials, devices, packaging and processing have to be compatible to those technologies
already used in the electronic board assembly. Successful insertion of this new technology has to leverage
the existing infrastructure in the electronic industry for material handling, device processes and fmal
module assembly and packaging. In addition, the introduction of optical components, devices, and
packaging into electronic circuits has to be relatively transparent to electronic circuit designers. Handling
of discrete components in building optoelectronic modules and the sequential process of optical sub-
systems assembly have to be replaced by batch processes in order to significantly reduce the overall
assembling cost. These considerations dictate many the technical approaches selected for development in
the POINT program, and are addressed in the following sections.
Various Optoelectronic Interconnects and Packaging Technologies
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Fig. 1.1. Several major US government and industry sponsored programs in development of
optical interconnect technologies for short haul data communication applications (OETC-ref. 5,
OptoBus- ref.6, Jitney-ref. 7 and POLO-ref. 8.)
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2. HIGH DENSITY BACKPLANE INTERCONNECT
As the speed, performance and the number of the processors increase, the backplane interconnect
between board-to-board and frame-to-frame will soon become an interconnect bottleneck.1° The present
state-of-the-art in electrical backplane interconnects is 2 mm centerline spacing with eight rows and 60
pins per row. This gives an effective board edge pitch of 100 pins per board edge inch. However, to
minimize the peak noise voltage in high speed applications, the signal to ground ratio needs to be 1:1.
This gives an effective density of 50 signal lines per board edge inch. Deployment of optical backplane
interconnect can offers much higher interconnect density, and is demonstrated in our design goal of
providing 250 signal lines per board edge inch. In addition, the cross-talk has been modeled and is
estimated to be less than 35 dB . Another significant advantage of optical backplane interconnect is the
low insertion force, only the alignment pins contribute to the insertion force. Unlike, in the electrical
backplane, all pins contribute to the insertion force. As the pin density increases, the force per pin
increases till limited by the reliability of the mechanical structure.
A prototype backplane test structure was developed at AMP to demonstrate high density and high speed
interconnect that uses polymer waveguides. It has 144 channel multirnode waveguides with 50 urn cores
on 100 urn pitches. On one end of the structure is terminated with MT-type interconnects to interface
with Rx and Tx. There are 24 waveguides in each of the MT connector and 6 MT-connectors are used to
interconnect 144 waveguides. The other end of the structure is terminated into the high density
interconnect. A backplane test structure is fabricated to go between the two backplane interconnects. The
receiver side is similar to the transmitter side. The backplane optical link test structure is shown in
Fig.2.l.
Fig. 2.1. A high density backplane optical link test structure developed for backplane
interconnect evaluation.
4
Downloaded from SPIE Digital Library on 05 Feb 2012 to 140.114.195.186. Terms of Use:  http://spiedl.org/terms
3. OPTOELECTRONIC PACKAGING TECHNOLOGY
For board and backplane applications, the transmitter and receiver packaging have to provide a high
interconnect density, small packaging footprint, and low cost. To satisfy these requirements, we applied
a thin-film embedded chip electronic module packaging technology developed at GE with demonstrated
performance and potentially low cost advantages to transmitter and receiver packaging. In this approach,
the transmitter including a VCSEL array, driver chips, and passive components are placed on an Al203
substrate (1"x 0.567".) The 50-ohm impedance matched electrical interconnect lines were fabricated on
the dielectric layers laminated over the die using the standard planar thin-film metallization processes
such as resist patterning, sputtering, electroplating and etching. Since the whole process used for the
transmitter module fabrication is batch operation, multiple modules of hundred units can be fabricated
simultaneously in a single run with improved yields, as shown in Fig. 3. 1. In addition, we also
demonstrated a plastic version of VCSEL array packaging. In this configuration, the VCSEL array is
embedded inside a molded plastic enclosure with electrical interconnects fabricated on a laminated
polymer dielectric layer. This kind of plastic packaging could leverage the flexible circuit technology
rapidly developed in the electronic packaging industry to further reduce the recurrent cost in
optoelectronic packaging. On the receiver end, a compact receiver was developed using the same
packaging structure and processes.
- make optoe!ectronics fully compatible with electronics
Fig. 3. 1. An optoelectronic packaging for VCSEL that leverages the planar fabrication and batch
operation developed in the CMOS technology to allow multiple transmitters fabricated in single
process run.
An optical link was developed for backplane evaluation and is shown in Fig. 3.2. The optical link consists
of a pair of transmitter and receiver interfaced to MT-type connectors through polymer waveguides
(Polyguide®) mounted on a test board. The optical link was tested at Honeywell to 1Gbps. Our
development demonstrated, for the first time, an optoelectronic packaging technology for VCSEL
devices that leverages the planar fabrication and batch processing already well developed in the IC
industry for low cost and large volume manufacturing.
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6Fig. 3.2. The optical links for backplane evaluation consists of a transmitter, receiver, polymer
waveguides (Polyguide®), MT connectors, and ribbon fibers and a test result showing the eye
diagram to 1 Gbps.
4. PASSIVE ALIGNMENT
In the POINT program, the thin film module packaging technology attaches the die to a planar
interconnecting layer, as shown in Fig. 4.1. This packaging approach provides high speed interconnect
without wire bonds and a planar surface for polymer waveguide attachment to a VCSEL package and
thus provides a continuous optical path without an air gap, and the VCSEL is enclosed inside a molded
plastic body.
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Fig. 4. 1. The thin film module packaging technology developed in this program attaches the die to
a planar interconnecting layer that eliminates the air gap between VCSEL and waveguide
interface.
A passive alignment process that uses a high precision excimer laser machining system for adaptively
placing alignment structures was developed at AMP and is shown in Fig. 4.2. In this passive alignment
process, an excimer laser micromachined precision kinematic passive alignment wells were fabricated in
the plastic structure for placement of precision micro-spheres with a diameter of 400 +1-0.12 microns.
We have demonstrated the laser micro-machining process produces an accurate and reproducible process
that allows passive alignment of an array of polymer waveguides to a VCSEL array with an 1 micron
accuracy. Several other passive alignment techniques were also evaluated including adaptively
placement of pedestals using a pick-and-place machine and laser-trimmed polymer pedestals at GE,
fabrication of the alignment pedestals using laser direct patterning of photosensitive polymers at
AlliedSignal and fabrication of the alignment pedestals directly on the VCSEL device at Honeywell.
Fig. 4.2. A passive alignment process uses a high precision excimer laser machining system for
adaptively placing alignment structures for the VCSEL alignment.
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5. CAD MODELING
Under this program, we have carried out a systematic analysis to model a multimode guided wave system
using the software tool package BeamProp developed at Columbia University originally for single mode
systems. As a result of this effort, a software tool designed specifically for modeling multimode guided
wave system was developed and is being released as an add on package to the BeamProp software. In
our development, the tool was extensively used to investigate the guided wave propagation under various
boundary conditions including tapered multimode waveguides, effects in index change in the multimode
guides on intensity fluctuation. It has also been used to calculate the optical losses introduced as functions
of various types of waveguide bends, shown in Fig. 5.1. A series of CADfiles for assisting multimode
waveguide designs has been developed to automatically generate a series of simulations and perform
statistical analysis to calculate average transmission and the S/N of a statistical ensemble of device
measurements. The cross-talks for Polyguides of 30 urn core/100 urn pitch, and for 50 urn core/250 urn
pitch were studied by modeling and experiments. Both showed about -27dB cross-talks between the
adjacent channels. In addition, cross-talks of polymer waveguides under various fan-out geometries were
also modeled, and effects on cross-talk due to waveguide misalignrnents were investigated
Be€anFROP Simulation Results and
Experimental Measurements of Multimode
Po1ynr Waveguides Bends
Fig. 5.1. Development of CAD tool for modeling multimode guided wave systems under various
coupling geometry and the calculated losses are compared with the experimental data.
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To assist optoelectronic packaging design, we have also investigated at UCSD the stress distribution
within the waveguide on a transmitter using 3D finite element thermal modeling software and analyzed
the impacts of various device thermal loading on the optical characteristics of the waveguides as function
of number of channels as shown in Fig. 5.2.
Fig. 5.2. A 3D thermal analysis of transmitter packaging under various thermal loading
conditions.
6. SUMMARY
In this paper, we described the POINT program in developing affordable optoelectronic packaging and
interconnect technologies for board- and backplane- level optical interconnect applications. This is a
collaborative effort among GE, Honeywell, AMP, AlliedSignal, Columbia University and UCSD,
sponsored by DARPA/ETO. A prototype backplane test structure was developed to demonstrate high
density and high speed interconnect using polymer waveguides. It has 144 channel multimode waveguides
with 50 um cores on 100 urn pitches. A thin fthn embedded chip optoelectronic packaging was developed
for VCSEL to provide high density, high speed and low cost packaging. This development demonstrated,
for the first time, an optoelectronic packaging technology for VCSEL devices that employs the planar and
batch processes to fully leverage the processing technologies well developed in the CMOS technology for
low cost and large volume manufacturing. In addition, CAD tools are developed to model multimode
guided wave system and used to assist mechanical and thermal performance in optoelectronic packaging.
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